Abstract| We present formula of propagation delay for static CMOS logic gates considering short-circuit current and current owing through gate capacitance and using the n-th power law MOSFET model which considers velocity saturation eects. The short circuit current is represented by a piece-wise linear function, which enables detailed analysis of the transient behavior of a CMOS inverter. We found that the error of our formulas for a CMOS inverter is less than 8% from circuit simulation in most cases of our experiments. We also applied these formulas to logic gates made up of series-parallel connected MOSFETs by replacing the series-connected MOSFETs with an equivalent MOSFET. The inuence of short-circuit power on delay, which is explicitly modeled in our formula, is numerically demonstrated such that the inuence becomes large with slow input transition and small output load capacitance.
I. Introduction
Power dissipation and circuit speed are the most important performance parameters in VLSI design. Among various fabrication technologies and logic design styles, static CMOS logic structure is widely used for ASIC design due to its negligible DC power dissipation as well as its robust function. Accurate estimation of power dissipation and speed of a static CMOS gate is therefore essential for the design and analysis of high performance VLSI circuits. However, calculation of critical path delay or power dissipation in large VLSI systems using a circuit simulator such as SPICE is prohibitively time consuming. Analytical models of power dissipation and propagation delay for static CMOS gates are very useful in the design of large VLSI systems. For accurate estimation of the propagation delay and power dissipation, consideration on current-ows in a gate during input signal transition is very important. The current-ows include a current through the capacitive load, a current through a turning-on MOSFET(I D ), a current through gate capacitances (I G ), as well as a shortcircuit current (I S ) which ows through a turning-o MOS-FET(See Fig. 1 ). The short-circuit current I S is aected by many factors such as the transition time of the input signal, the amount of the capacitive load, the sizes of MOSFETs that make up the logic gate, etc. [1] , which makes the analysis of CMOS logic gates non-trivial. Several methods have been proposed for the analysis using dierent approximations. In reference [2] , [3] , simple closed-formed formula of a propagation delay of a CMOS inverter circuit was derived. However the eect of short-circuit current was neglected. Jeppson [4] and Embabi [5] derived delay formula Authors are with the Department of Communications and Computer Engineering, Kyoto University, Sakyo-ku, Kyoto, 606-8501, Japan considering short circuit-currents and gate-to-drain overlap capacitance. Reference [4] , however, relies on a square-law long-channel model, hence its applicability to logic gates with recent short-channel MOSFETs is limited. In [5] a current through gate capacitances is not considered, which introduces non-negligible eects in delay modeling.
In [6] , we derived a short-circuit power dissipation formula by representing short-circuit current by a piece-wise linear function (Fig. 2) . The error of the formula for a CMOS inverter is within 15% in many cases of our experiments. In this paper we present a formula for propagation delay considering a short-circuit current using the n-th power law MOSFET model proposed by Sakurai and Newton [3] . We show that the formula gives reasonable estimation compared with SPICE simulated delays. We discuss the accuracy of the delay formula for complex gates(e.g. NAND3) and the inuence of short-circuit current on propagation delay.
II. Delay estimation
We estimate propagation delay taking the eects of short-circuit current and a current owing through gate-todrain capacitance into account for a CMOS inverter circuit shown in Fig. 1 . Now we consider the case of rising input, which has a ramp shaped waveform of transition time t T from ground to supply voltage V DD . The equivalent gateto-drain capacitance C GD is connected from the input node to the output node. A capacitive load C L is connected to the output node.
We dene the parameter t IN V which represents the time when the output voltage becomes logical threshold voltage V INV . The time t INV appears either one of the following three regions (Fig. 3) . 
where n; ; B; V T H are parameters of the n-th power law model [3] and C 0 L C L + C GD . W E and L E are eective channel width and eective channel length, respectively. Subscripts n and p denote nMOS and pMOS, respectively.
The output voltage V O in region (A) is obtained by integrating both sides of Eq. (1), and expressed as follows;
where n = V T Hn =V DD . The third term in right-hand side of Eq. (2) contains V O . However, if the parameter n is very small, the term can be safely neglected and the output voltage in region (A) is given by 
Detailed explanation of the derivation is shown in Appendix A. We dene the parameter V T T which represents the output voltage when the input voltage reaches V DD . The parameter V T T is expressed from Eq.(4) as follows.
The second term of the right side in Eq. (6) represents the eect of the current owing through C GD and the third term represents the eects of the short-circuit current(P Sfall is dissipated energy caused by the shortcircuit current. See Appendix B). Table I . We can see that the error of our formula is smaller than that of Sakurai and Newton's formula, especially when the velocity saturation parameter of driving MOSFET is large (Fig. 5) . The error of Eq. (10) is within 8% in our experiments. We also applied this formula to logic gates made up of series-parallel connected MOSFETs by replacing the seriesconnected MOSFETs with an equivalent MOSFET [7] . Table II shows the propagation delay of NAND2, NAND3, and NOR2 gates in various input patterns, output load capacitances, and input transition times. In general, errors are larger than those of an inverter. Also, errors tend to become larger when the input transition is applied to a MOSFET which is farther from the output. One of possible reasons is that the actual I DS 0 V GS characteristics of the series connected MOSFETs are not well modeled by their equivalent MOSFET. Another possibility is the existence of internal capacitances in the series connected MOSFETs, which is not modeled in the equivalent MOSFETs. Improvement of the modeling is one of our future work. Now, we show the inuence of the short-circuit current I S in the evaluation of propagation delay(50% to 50% delay). These eects are explicitly formulated in our delay evaluation as shown in Eq. (6) . Figure 6 shows the contribution of I S in the total delay time. As the input transition time becomes larger and the output capacitance becomes smaller, the contribution of the short-circuit current increases. When the output capacitance is 0.05 [pF] and the input transition time is 2.0 [ns], 87 % of the total delay is contributed by the short-circuit current. Therefore in CMOS structure, reducing the short-circuit current is important to design high speed VLSIs. 
